## Försättsblad Prov Original

<table>
<thead>
<tr>
<th>Kurskod</th>
<th>Provkod</th>
<th>Tentamensdatum</th>
</tr>
</thead>
<tbody>
<tr>
<td>E T 0 6 1 G</td>
<td>T 1 0 2</td>
<td>2 0 1 8 - 0 3 - 2 3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Kursnamn</th>
<th>Provnamn</th>
<th>Ort</th>
<th>Termin</th>
<th>Ämne</th>
</tr>
</thead>
<tbody>
<tr>
<td>Elektroteknik GR (A), Digitalteknik med VHDL</td>
<td>Skriftlig tentamen</td>
<td>Sundsvall</td>
<td>V18</td>
<td>Elektroteknik</td>
</tr>
</tbody>
</table>
MID SWEDEN UNIVERSITY, SWEDEN

Examination – ET061G– 23 March 2018

Digital Electronics with VHDL

Time: Five hours
Permitted help material: None
Total number of questions: 4
Total number of pages sidor: 5
Max point: 55 (25 points are required to pass)

Najeem Lawal, Tel: 010-142 8561, E-post: najeem.lawal@miun.se

Instructions:

• Please provide the solutions, explanations and arguments in English.
• Please submit a question per sheet.
• Reasons and motivations must not be so few that it will be difficult to follow.
• The thinking behind equations and axioms set must be explained.
• The deductions must be complete to clearly show how results has been obtained.
• Each solution must be completed with a clearly marked answer.
Useful axioms for Boolean algebra:

1. $A + 0 = A$
2. $A + 1 = 1$
3. $A \cdot 0 = 0$
4. $A \cdot 1 = 1$
5. $A + A = A$
6. $A + \overline{A} = 1$
7. $A \cdot A = A$
8. $A \cdot \overline{A} = 0$
9. $\overline{\overline{A}} = A$
10. $A + AB = A$
11. $A + \overline{A}B = A + B$
12. $(A + B)(A + C) = A + BC$

Questions

Questions 1.

a) Convert $11000111$ from binary to decimal number (2 P).

b) Multiply the binary number in 1a) by 4 by using the left-shift operator and write the result as a decimal number (2 P).

c) Divide the binary number in 1a) by 2 by using the right-shift operator and write the result as a decimal number (2 P).

d) Convert the hexadecimal number $DB3$ into binary. Then convert the obtained binary number into octal (2 P).

e) Calculate $-5+3$ by using 2's complement (2 P).

Questions 2.

a) Determine if the following equality is true using Boolean Algebra (5 P):

$$a \cdot \overline{b} + (c + \overline{d}) = \overline{a} \cdot \overline{b} \cdot c \cdot \overline{a} \cdot \overline{b} \cdot \overline{d}$$

b) Minimize the following Boolean expression (5 P):

$$(x + y + z)(x + y + \overline{z})$$

c) Minimize the following function by using a Karnaugh-diagram.

$$f(x, y, z, \overline{w}) = \sum(1, 2, 3, 4, 6, 7, 9, 11) + \overline{d}(0, 5, 10)$$

Write the result as a minimal Sum-of-Products (SoP) expression and draw the circuit diagram for the minimized expression (5 P).
Questions 3.

a) If the following VHDL code snippet is correct, what is the data type of signal `sel`? (2 P.)
   ```vhdl
   case sel is
     when '0' => z <= a;
     when '1' => z <= b;
   end case;
   ```

   Re-write the code snippet to avoid latches using datatype `std_logic` for signal `sel` using `if-then` statements. (3 P.)

b) Write a function in VHDL that takes a 5-bit input vector (1 bit for odd parity + 4 bit data), and then verifies if the parity bit matches the data or not (i.e. checks if the data has been correctly transmitted). (5 P.)

c) Draw the circuit diagram for the expression below and complete the signal for the output `X` (5 P.).

   \[ X = AC + \overline{AB} + ED + C + \overline{BE} \]

Questions 4.

a) Write a complete synthesizable VHDL code to implement the state machine in the diagram below. The code must have three different processes. The processes should include combinatorial process for state transition, clocked process for state transfer and process for output estimation. Expected input signal are `clk` and `x` whereas the output is `Z`. Use Appendix 1 as inspiration. (6 P.)
b) Develop Boolean expressions for the state transition graph in Question 4a. Use gray coding and D-flipflops (6 P).

c) Draw the state machine diagram for the VHDL code in Appendix 1. Is this a Moore or Mealy state machine? Motivate your answer (3 P)
Appendix 1

library ieee;
use ieee.std_logic_1164.all;
ENTITY q4c IS
PORT ( 
  clk, reset, in1 : IN STD_LOGIC;
  out1 : OUT STD_LOGIC_VECTOR(1 DOWNTO 0) );
END q4c;
ARCHITECTURE fsm OF q4c IS
  TYPE state_type IS (s0, s1, s2, s3); -- state declaration
  SIGNAL current_state, next_state : state_type;
BEGIN
  p0 : PROCESS(current_state, in1) -- state transition combinational process
    BEGIN
    CASE current_state IS
    WHEN s0 => IF in1 = '1' THEN
        next_state <= s1;
        END IF;
    WHEN s1 => IF in1 = '0' THEN
        next_state <= s3;
        END IF;
    WHEN s2 => IF in1 = '0' THEN
        next_state <= s0;
        END IF;
    WHEN s3 => IF in1 = '1' THEN
        next_state <= s2;
        END IF;
    WHEN OTHERS => null;
    END CASE;
    END PROCESS p0;
  p1 : PROCESS(clk, reset) -- state transfer clocked process
    BEGIN
    IF reset = '1' THEN
        current_state <= s0;
    ELSIF clk'EVENT AND clk='1' THEN
        current_state <= next_state;
    END IF;
    END PROCESS p1;
  p3 : PROCESS (current_state) -- output estimation combinational process
    BEGIN
    CASE current_state IS
    WHEN s0 => out1 <= "00";
    WHEN s1 => out1 <= "01";
    WHEN s2 => out1 <= "11";
    WHEN s3 => out1 <= "10";
    WHEN OTHERS => null;
    END CASE;
    END PROCESS p3;
END fsm;